Abstract-In this paper we propose a novel method of realizing discrete-time (D-T) signal amplification using NanoElectro-Mechanical (NEMS) devices. The amplifier uses mechanical devices instead of traditional solid-state circuits. The proposed NEMS-based D-T amplifier provides high gain and operate on a wide dynamic range of signals, consuming only a few micro watts of power. The proposed concept is subsequently verified using Verilog-A model of the NEMS device. Modifications in the proposed amplifier to suit different specifications are also presented.
INTRODUCTION
The development of integrated circuits using mechanical switches has attracted significant interest in the recent years due to its potential in reducing the overall energy consumption of the system [1] - [8] . Many have utilized NEMS switches for digital logic application, owing to its high ratio of resistances in the on-state and off-state. In [9] , continuous-time amplification of the signal using variable MEMS capacitor is achieved. NEMS switch as a transconductance element is proposed in [10] for analog applications.
Switched capacitor networks are inherently present in many ADCs, DACs, DC-DC converters and so on. The most common signal processing function needed is the amplification. In D-T systems, amplification of the input signal is traditionally implemented using a capacitive feedback around an operational amplifier (op-amp) [11] , as shown in Fig.1 . In the sampling phase (ɸ 1 ), the input "V in " is sampled across capacitor C 1 . In the hold phase (ɸ 2 ), the charge "C 1 V in " which was present initially in C 1 is transferred to the capacitor C 2 by the op-amp. Hence, if C 2 <C 1 , one can obtain a voltage gain equal to C 1 /C 2 . Specifications of the op-amp greatly influence the performance of the D-T amplifier and it is the most power hungry block. Some of the reported works in which D-T amplification was performed without using op-amp are reported in [12] - [15] . In [12] comparator is used while [13] uses dynamic source follower, [14] employs charge pump technique and [15] utilizes MOS varactor. In this work we propose to utilize NEMS devices for performing D-T signal amplification. The proposed amplifier can provide high gain for wide range of signals and can be modified for different gain or voltage specifications.
This paper is organized as follows. In Section II, the terminal characteristics of the NEMS devices are presented. Section III describes the concept of D-T amplification using NEMS. In Section IV, the simulation results are discussed.
II. PRINCIPLE OF OPERATION OF NEMS SWITCH
In this work, two kinds of NEMS devices are utilized: (1) NEMS capacitive switch (for signal amplification), (2) NEMS ohmic switch (for sampling the signal). The schematic of the NEMS capacitive switch is shown in Fig. 2(a) . The beam clamped at two ends, forms the top plate of the capacitor. Between the top plate and the bottom plate there is a bi-layer consisting of air and a dielectric material (ɛ r ). If the electrostatic force (due to applied voltage) between the two plates is higher than the spring restoring force of the beam, then the beam gets pulled-in and the switch is set in on-state, else it is off. For the on-condition, |V|>VPI (pull-in voltage) and for the off-condition, |V|<VPO (pull-out voltage). Fig. 2 (b) depicts the state of the switch in off and on-state. The C-V curve and transient characteristics of the NEMS capacitive switch modeled using Verilog-A [16] is plotted in Fig. 3 . The schematic of the D-T amplifier using NEMS is given in Fig.6 , where C A and C B represent the NEMS capacitive switch and the three NEMS ohmic switches are controlled by clock signals. "V DC " is assumed to be greater than the pull-in voltage of the NEMS capacitive switch and "vin" is the signal that is being amplified. The mechanism of amplification is depicted step wise in Fig.7 . Step (a): During the sample phase (CLK=1) the voltages "vin+V DC " and "vin-V DC " are sampled across the two NEMS capacitors as shown in Fig.7. (a) . If |vin V DC | > V PI , the beams get pulled-in due to the always attractive nature of the electrostatic forces. Hence the voltages are sampled across a larger capacitance "C ON ".
A. NEMS Capacitive Switch
Step (b): Now in the hold phase (CLK=0), moment the two capacitors are shorted as shown in Fig.7. (b) , charges flows from C A (left one) to C B (right one) due to the difference in potentials across them. The total charge in the top plates of the capacitors are given by, Q TOTAL = C ON (vin+V DC )+C ON (vin-V DC ).
Step (c): As evident, the charge due to V DC gets cancelled and Q TOTAL = 2×C ON (vin). The voltage across the capacitors is now "vin", which is shown in Fig.7. (c) and is assumed to be lesser than the pull-out voltage of the NEMS capacitive switch.
Step (d): Since "vin"<V PO , the beams get released due to the fact that electrostatic force is not strong enough to overcome the spring force of the beam. As a result, the capacitances C A and C B reduce to C OFF . For the charge conservation to hold, Q TOTAL = 2×C OFF (vout) = 2×C ON (vin). Hence vout gets amplified to (C ON /C OFF )×vin.
IV. SIMULATION RESULTS OF THE NEMS D-T AMPLIFIER
A. Waveforms The implementation of the D-T amplifier in Cadence using Verilog-A model is shown in Fig.8 . Based on the parameters of the NEMS capacitice switch described in Section II, the maximum voltage gain achievable is 39. The clock signals are provided through the non-overlapping clock generator circuit (not shown here). The clock frequency ( ) and V DC is chosen to be 100 KHz and 10 V (throughout the work). Lets consider "vin" to be a DC signal equal to 10mV. The voltages at node A and B are plotted in Fig. 9 .
In the sample phase, "10mV+10V" is sampled across C A and "10mV-10V" is sampled across C B . In the hold phase, the voltage across the node A and B are equal to 389.9 mV, thus providing a gain equal to 38.99. Important internal variables of the NEMS capacitor C A that is connected to node A is shown in Fig. 10 . The circuit in Fig. 8 effectively performs the function of the circuit shown in Fig. 1 . For a sinusoidal input signal, the sampled and amplified differential output waveform is plotted in Fig. 11 . 
B. Non-idealities
One important point to consider is that, the amplified signal "vout" will cause the beam to displace and change the value of capacitance in the off-state. From Fig. 3 , we can observe that the capacitance in the "off-state" of the NEMS capacitive switch changes with its terminal voltage in a negligible fashion (i.e slope~0) until the pull-out point. Hence it gives rise to weak non-linearity as evident from Fig.12 , where the gain (denoted in blue color) drops only by 8% for an increase in the input amplitude by 175×. Another major non-ideality that has to be accounted is the parasitic capacitances of the ohmic switch. Because, clock feed through and charge sharing at node "A" and "B" significantly affects the output voltage. In order to reduce its effect, the clock signal can be applied to the body terminal instead of gate and have multiple NEMS capacitive switch in parallel (say 10 parallel devices) instead of one, as shown in Fig. 13 . In this way, the effect of parasitic capacitances can be reduced and the variation of gain in the modified circuit shown in Fig. 13 is plotted in Fig. 12 (denoted in red  color) .With the modified circuit as shown in Fig. 13 , gain drops from its nominal value of 39 by 15% due to the charge sharing effect at nodes "A" and "B", which is evident from the gain plot in Fig.12 (denoted in red color) .
C. Power Dissipation
The power dissipated in the NEMS DT-amplifier is only dynamic in nature. Since vin, V CLK << V DC and C GB , C GC << (m×C A ) the total power consumption of the amplifier is approximately given by 2 × {m }. Using the parameters of the amplifier discussed above, the total power consumed is 6.3 µW.
D. Scaling of NEMS Capacitive switch
As we saw in previous subsections, the main element which enables amplification is the NEMS capacitive switch (through its variable capacitance). For an amplifier to have higher dynamic range, higher V PI is required. Hence for lower dynamic range applications, the V PI can be reduced for lower power dissipation. Apart from the NEMS capacitive device used earlier, Table I shows two other prospective scaled versions of the device for different amplifier requirements. The C-V curve of the scaled versions of the device is plotted in Fig. 14 . 
V. CONCLUSION
In this paper we have presented a new method of realizing a D-T amplifier using NEMS devices and is subsequently verified using the Verilog-A model. This opens up new application of utilizing NEMS devices for analog applications, instead of just being traditionally used as a passive switch. Even though lot of challenges lie ahead in realizing the above concept through fabricated devices, it provides a promising solution of reducing the energy consumption in ICs.
